Issues In Ramping Advanced Packaging
Multi-die assemblies require significantly more test data than a monolithic chip. Thermal mismatch between different layers can cause warping, which puts stress on the bonds that connect those layers, resulting in failures during testing. The big problem is that traditional daisy-chained test approaches cannot pinpoint where problems are occurring. Instead, they provide a go/no-go for the entire system. Jack Lewis, chief technologist at Modus Test, talks with Semiconductor Engineering about how to obtain data at critical points, how to isolate it from other data, and how much data is required to identify real and latent defects.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Onshoring Advanced Packaging in the United States
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Chiplets and Next-gen Packaging Technologies in University Education
Latest Videos
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)