Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
Presenter: Peter Ossieur, Scientific Director, IMEC
The combination of novel device technologies and advanced 3D assembly technology such as hybrid bonding can be leveraged to realize wafer-scale optical interconnect with 10Tb/s/mm shoreline densities.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Design and Assembly of an Automotive-Grade Chiplet-Based Multiple Systems-on-Chip
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- From chips to silicon destiny: The next wave of 3D IC
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs