Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
Presenter: Peter Ossieur, Scientific Director, IMEC
The combination of novel device technologies and advanced 3D assembly technology such as hybrid bonding can be leveraged to realize wafer-scale optical interconnect with 10Tb/s/mm shoreline densities.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Design and Assembly of an Automotive-Grade Chiplet-Based Multiple Systems-on-Chip
- All About Optical Interconnects
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
Latest Videos
- The Evolution Of UCIe
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
- Standardizing System-Level Interoperability for Multi-Vendor Chiplets
- Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
- Pre-Silicon Chiplet Verification for Datacenters