Standardizing System-Level Interoperability for Multi-Vendor Chiplets
Presenters:
- Gilberto Rodríguez, Vice President Business Development, Openchip
- Fady Dahoud, Director of SoC Platform, GSOC
Moving from monolithic SoCs to heterogeneous chiplets requires a unified system specification. For a multi-vendor marketplace to thrive- interoperability must extend beyond physical wires. We need a cohesive System-in-Package (SiP) specification that manages discrete dies as a single entity.This presentation introduces the OCP Chiplet System Group's framework for multi-vendor integration- focusing on:
- Communication: Aligning PHY and Link layers for seamless data movement.
- Management: Defining cross-die protocols for Boot-up- Power- Thermal- and Performance.
- Security: Establishing a multi-vendor "Root of Trust" for attestation and firmware integrity.
- Software Layer: A standardized stack to abstract hardware complexity for OS/hypervisor integration.
By defining these parameters- we provide a blueprint for a secure- performant chiplet ecosystem- giving architects the same confidence as with traditional monolithic designs.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators