Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Synopsys, Arm, and AMI discuss deploying chiplet systems at scale. In this video, leaders explain how IP, firmware, and interconnect standards must align to enable practical architectures for AI, automotive, and HPC designs.
Speakers
- Frank Schirrmeister, Executive Director, Product Management, Synopsys
- Marc Meunier, Director of Ecosystem Developement, Arm
- Sanjoy Maity, Chief Executive Officer, AMI
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
- Driving AI Innovation with Chiplet Standards
Latest Videos
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)
- Stop Guessing on Multi-Die PG Planning: Let AI Find the IR-Drop Sweet Spot
- Arm's Dong Wei on Why Firmware Will Define the Chiplet Ecosystem