Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Synopsys, Arm, and AMI discuss deploying chiplet systems at scale. In this video, leaders explain how IP, firmware, and interconnect standards must align to enable practical architectures for AI, automotive, and HPC designs.
Speakers
- Frank Schirrmeister, Executive Director, Product Management, Synopsys
- Marc Meunier, Director of Ecosystem Developement, Arm
- Sanjoy Maity, Chief Executive Officer, AMI
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
- Driving AI Innovation with Chiplet Standards
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration