Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Synopsys, Arm, and AMI discuss deploying chiplet systems at scale. In this video, leaders explain how IP, firmware, and interconnect standards must align to enable practical architectures for AI, automotive, and HPC designs.
Speakers
- Frank Schirrmeister, Executive Director, Product Management, Synopsys
- Marc Meunier, Director of Ecosystem Developement, Arm
- Sanjoy Maity, Chief Executive Officer, AMI
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
- Driving AI Innovation with Chiplet Standards
Latest Videos
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem
- Market Forecast for CPO and NPO
- Mark Papermaster at World Summit AI 2026 Talks Holistic Computing, Chiplets and AI Sovereignty
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall