Interconnect Chiplet
The ML100 IO Die is a high-bandwidth memory solution that integrates efficient UCIe (Die-to-Die) interconnect IP and HBM3 IP. The UCIe IP follows the UCIe 1.1 Specification and supports both standard and advanced packaging technologies, offering up to 1 TB/s of transfer bandwidth in a single module configuration. The UCIe supports the AXI4.0 interface standard, enabling ultra-low latency, high-speed interconnectivity between two dies. And the integrated HBM3 IP adheres to the HBM3 JESD238 standard and supports IO transfer rates of up to 6400 Mbps.
Additional data available! Features, portability, process node, and more can be viewed by logging in with your Chiplet Marketplace account.
- See the entire Interconnect Chiplet datasheet
- Get in contact with Interconnect Chiplet Supplier
Block Diagram
Related Chiplets
- Arm Compute Chiplet
- High-Density Electronic-Photonic Chiplet
- Machine learning accelerator chiplet implemented in 12nm
- Heterogeneous FPGA chiplet implemented in 12nm
- Quad-core 64-bit RISC-V ISA, dual-issue, in-order application class processor chiplet implemented in 12nm
- Active silicon interposer integrating networking functionality, 3D CLINK chiplet interfaces, and 2D UCIe chiplet interfaces