Monolithically Integrated Optical Through-Silicon Waveguides for 3D Chip-to-Chip Photonic Interconnects
By Francesco Villasmunta 1,2; Patrick Heise 1; Manuela Breiter 4; Sigurd Schrader 1; Harald Schenk 5,6; Martin Regehly 1 and Andreas Mai 1,3
1 Technical University of Applied Sciences Wildau, Germany
2 Brandenburg University of Technology Cottbus-Senftenberg, Germany
3 IHP - Leibniz-Institut für innovative Mikroelektronik, Germany
4 TU Ilmenau, Center of Micro- and Nanotechnologies, Germany
5 Brandenburg University of Technology Cottbus-Senftenberg, Germany
6 Fraunhofer IPMS, Germany

Abstract:
The scaling limitations of electrical interconnects are driving the demand for efficient optical chip-to-chip links. We report the first monolithic integration of air-clad optical through-silicon waveguides in silicon, fabricated via Bosch and cryogenic deep reactive-ion etching. Rib, single-bridge, and double-bridge designs with 50 μm cores and up to 150 μm propagation lengths have been evaluated. Cryogenic-etched rib waveguides achieve the highest median transmission (66%, -1.80 dB), compared to Bosch-etched ribs (62%, -2.08 dB). Across all geometries, 3 dB alignment windows range from 9.3 μm to 49.2 μm, with Bosch-etched double-bridge waveguides providing the broadest tolerance. We show that geometric fidelity outweighs sidewall roughness for transmission and alignment in these large-core, multimode optical through-silicon waveguides. This technology provides a scalable, complementary metal-oxide semiconductor-compatible pathway toward 3D photonic interconnects.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Technical Papers
- Advances in waveguide to waveguide couplers for 3D integrated photonic packaging
- 3D Guard-Layer: An Integrated Agentic AI Safety System for Edge Artificial Intelligence
- ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
- AI-Driven Thermal Mapping and Management in 3D Integrated Photonic Circuits
Latest Technical Papers
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
- U-Can-Inject-Errors (UCIe): A Protocol-Aware Hardware Trojan for FPGA Chiplet Links
- The Power of Indirection: Scaling Switches Beyond Silicon Boundaries
- Toward Multi-kW Power Delivery Methodologies for Advanced 3D Heterogeneous Integration
- Cu-Cu Hybrid Bonding for Chiplets Heterogeneous Integration