A 32 Gb/s 0.41 pJ/bit Single-Ended Transmitter with TX-Based-Only Adaptive Crosstalk Cancellation for Ultra-Short-Reach Wireline Applications
By Yixuan Shen 1,2, Zexin Su 1, Chang Liu 1,2,Xiao Ma 1, Lei Wang 1 and Bo Li 1,2
1 Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China
2 University of Chinese Academy of Sciences, Beijing 100049, China
Abstract
Driven by the rapid advancement of artificial intelligence (AI) workloads, the demand for high-bandwidth and energy-efficient die-to-die (D2D) wireline communication has significantly increased. The article presents an original lumped-parameter model for the analysis of ultra-short-reach (USR) channels in D2D links. The model leads to a length-dependent crosstalk theory showing that the far-end crosstalk (FEXT) and near-end crosstalk (NEXT) exhibit approximately identical waveform amplitudes and pulse widths, differing only in polarity. Based on the property, a 32 Gb/s single-ended transmitter (TX) incorporating a TX-based-only adaptive crosstalk cancellation (XTC) scheme is presented. The proposed scheme eliminates receiver-side FEXT sensing, thereby simplifying calibration logic and reducing power consumption. Implemented in 28 nm CMOS, post-layout simulations demonstrate an energy efficiency of 0.41 pJ/bit at 32 Gb/s and more than 60% reduction in crosstalk-induced jitter (CIJ) across channel lengths of 0.5–2 mm and pitches of 5–20 µm.
Keywords: crosstalk cancellation (XTC); feed-forward equalizer (FFE); signal integrity (SI); single-ended; wireline transmitter (TX)
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
- High-performance, power-efficient three-dimensional system-in-package designs with universal chiplet interconnect express
- Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging
- Towards Scalable Multi-Chip Wireless Networks with Near-Field Time Reversal
Latest Technical Papers
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach
- ThAME: 3D Memory-Enabled Heterogeneous Accelerator for LLM Mixture of Experts