Tutorial: Introduction to Chiplet Interconnect Test and Repair
By Sreejit Chakravarty, IEEE Fellow, Distingushed Engineer, Ampere Computing
August 2024
The goal of this tutorial is to introduce the attendees to the chip-let interconnect test and repair problem. In part 1 of the proposed two-part tutorial, we delve into the fundamentals of chip-let interconnect test and repair. This will include topics listed under Topic number 1 in Section 2.5. Broadly speaking, attendees will understand the impact of various packaging technology on chip-let interconnect test and repair, the kind of failure mechanisms observed and expected, tests required to detect such failures, repair mechanism required to repair interconnects against such failure modes, etc.
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related Videos
- Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
- MSquare Technology: Enabling Packaging and Interconnect Chiplet IP
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal