DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
At DAC 2025 in San Francisco, EE Times spoke to Michael Posner, senior product marketing group director for chiplet and IP solutions at Cadence Design Systems, to understand more about the company’s physical AI platform. The aim is to be able to mix and match heterogenous dies from different companies to enable the interoperability that would help jumpstart the chiplet marketplace.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- The Chiplet Market Today and Where It's Headed
- From OCP 2025: Arm’s Chiplet Push and the AI Ecosystem Play
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
Latest Videos
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling
- On-Package Chiplet Innovations with UCIe
- Advanced Semiconductor Packaging Explained: Hybrid Bonding, Chiplets & Manufacturing Innovation
- The Chiplet Market Today and Where It's Headed
- Advanced Packaging & Chiplet Design with Chipletz