DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
At DAC 2025 in San Francisco, EE Times spoke to Michael Posner, senior product marketing group director for chiplet and IP solutions at Cadence Design Systems, to understand more about the company’s physical AI platform. The aim is to be able to mix and match heterogenous dies from different companies to enable the interoperability that would help jumpstart the chiplet marketplace.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- The Chiplet Market Today and Where It's Headed
- From OCP 2025: Arm’s Chiplet Push and the AI Ecosystem Play
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Paving the way for the Chiplet Ecosystem
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation