On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
By Debendra Das Sharma, Swadesh Choudhary, Peter Onufryk (Intel) and Robert Pelt (AMD)
On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Universal Chiplets Interconnect Express basics understanding
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets