On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
By Debendra Das Sharma, Swadesh Choudhary, Peter Onufryk (Intel) and Robert Pelt (AMD)
On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- On-Package Chiplet Innovations with UCIe
- Universal Chiplets Interconnect Express basics understanding
Latest Videos
- Security of Multi chip ICs & Security Chiplets with Caliptra Building a Hardware Root of Trust
- System level standards for Multi vendor chiplet interoperability
- Die to Die Solutions for Optical Chiplets
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem
- Market Forecast for CPO and NPO