Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Intel‘s leading optical compute interconnect (OCI) chiplet addresses the emerging need for higher bandwidth, lower power and longer reach, enabling future AI scalability and novel compute architectures. The first 4 Tbps bidirectional OCI chiplet co-packaged with a concept CPU was showcased at OFC2024, demonstrating the maturity of Intel’s in-house, proven Silicon Photonics technology and platform.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Intel's Optical I/O Chiplet Co-Packaged with Server CPU
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- Strategies devised to shift-left verification of Chiplet Disaggregation Design
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA