Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
By Sue Hung Fung, AlphaWave Semi and Sridhar Valluru, Arm
Alphawave Semi has introduced the industry’s first off-the-shelf I/O chiplet. This chiplet features UCIe die-to-die interconnect, along with multi-mode protocol support for Ethernet, PCIe, and CXL. Leveraging these advanced high-speed interconnects for I/O with a bandwidth throughput of up to 1.6Tbps, this chiplet can enable modular design and integration of future generations, facilitating enhanced performance and flexibility.
Alphawave Semi offers a diverse range of chiplets to advance modular design and architecture. Combined with the new ARM Neoverse compute chiplet and various memory chiplets, the chiplet portfolio offering allows the creation of sophisticated high-performance systems that can readily adapt to dynamically evolving AI/ML and data center needs using scalability while future-proofing chiplet designs with next generation silicon proven IP.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Rethinking chip(let) design for next generation ADAS applications
- The Growing Chiplet Ecosystem: Collaboration, Innovation, and the Next Wave of UCIe™ Adoption
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA