Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
By Sue Hung Fung, AlphaWave Semi and Sridhar Valluru, Arm
Alphawave Semi has introduced the industry’s first off-the-shelf I/O chiplet. This chiplet features UCIe die-to-die interconnect, along with multi-mode protocol support for Ethernet, PCIe, and CXL. Leveraging these advanced high-speed interconnects for I/O with a bandwidth throughput of up to 1.6Tbps, this chiplet can enable modular design and integration of future generations, facilitating enhanced performance and flexibility.
Alphawave Semi offers a diverse range of chiplets to advance modular design and architecture. Combined with the new ARM Neoverse compute chiplet and various memory chiplets, the chiplet portfolio offering allows the creation of sophisticated high-performance systems that can readily adapt to dynamically evolving AI/ML and data center needs using scalability while future-proofing chiplet designs with next generation silicon proven IP.
Related Chiplet
- High-performance connectivity chiplets for scalable AI systems
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Rethinking chip(let) design for next generation ADAS applications
- The Growing Chiplet Ecosystem: Collaboration, Innovation, and the Next Wave of UCIe™ Adoption
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation