Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities
With each generation, packing millions of transistors onto shrinking dies gets more challenging. But we are continuing to change the game with advanced, targeted FPGAs for your needs.
In this video, you’ll discover how Intel® chiplet-based approach to FPGAs delivers the latest capabilities faster than ever. Find out how we are continuing to deliver on the promise of Moore’s law, and pushing the boundaries with future innovations such as pathfinding options for chip-to-chip optical communication, exploring new ways to deliver better AI, and adopting UCIe standards in our next-generation FPGAs.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View
- Exploring the Advancement of Chiplet Technology and the Ecosystem
- Scale-out Chiplet Based Systems: Design, Architecture and Pathfinding
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators