Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
At Intel Innovation 2022, Pat Gelsinger explains how Intel helped form the Universal Chiplet Interconnect Express (UCIe) consortium “to create an open chiplet ecosystem.” More than 80 companies in the semiconductor industry have joined to make an open chiplet interface a reality, including TSMC and Samsung.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Universal Chiplets Interconnect Express basics understanding
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
- Standardizing System-Level Interoperability for Multi-Vendor Chiplets
- Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
- Pre-Silicon Chiplet Verification for Datacenters
- Chiplets Modularity for AI and HPC