Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
At Intel Innovation 2022, Pat Gelsinger explains how Intel helped form the Universal Chiplet Interconnect Express (UCIe) consortium “to create an open chiplet ecosystem.” More than 80 companies in the semiconductor industry have joined to make an open chiplet interface a reality, including TSMC and Samsung.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Universal Chiplets Interconnect Express basics understanding
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators