Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
By Rae Parnmukh & Luke Yen, Tenstorrent & Larry Lapides, Synopsys
This presentation discusses the development of virtual development kits to accelerate software development, test, and integration for high performance compute. It will describe the steps taken to build the models for the virtual prototype of the chiplet and ultimately achieve Linux boot to enable further testing of compute peripherals. The work provides a proven reference flow for software development that will benefit the RISC-V ecosystem.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
Latest Videos
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)
- Stop Guessing on Multi-Die PG Planning: Let AI Find the IR-Drop Sweet Spot
- Arm's Dong Wei on Why Firmware Will Define the Chiplet Ecosystem