Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
Abhijeet Chakraborty, VP Engineering at Synopsys, presented one of the keynotes at the 2025 Chiplet Summit. He talks about essential multi-die innovations need to build the latest artificial intelligence (AI) chips. He also touches on the necessary lifecycle management needs of developers
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Accelerating AI Innovation with Arm Total Design: A Case Study
- Accelerate 3D IC designs with Innovator3D IC
- Driving AI Innovation with Chiplet Standards
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration