The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
By Brian Rea, UCIe Consortium
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Enabling an Open Chiplet Ecosystem with UCIe
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems