Enabling an Open Chiplet Ecosystem with UCIe
UCIe™ (Universal Chiplet Interconnect Express™) is an open specification that defines the interconnect between chiplets within a package, enabling an open chiplet ecosystem and ubiquitous interconnect at the package level. The UCIe specification covers the die-to-die I/O physical layer, die-to-die protocols, and software stack, which leverage the well-established PCI Express® (PCIe®) and Compute Express Link® (CXL®) industry standards.
This presentation will introduce the new features in the UCIe 1.1 specification and explore how UCIe addresses customer requests for more customizable package-level integration, connecting best-in-class die-to-die interconnects and protocols from an interoperable, multi-vendor ecosystem.
Presented by Brian Rea, UCI Express and Richelle Ahlvers, SNIA
at the SNIA Compute, Memory, and Storage Summit
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets