On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
By Debendra Das Sharma, Swadesh Choudhary, Peter Onufryk (Intel) and Robert Pelt (AMD)
On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Universal Chiplets Interconnect Express basics understanding
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- Chiplet Quilting for the Age of Inference
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
- Scaling a chiplet-based quantum processor toward fault-tolerance
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- OCE Transaction and Link Layer Specification 1.2 Update