Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Keysight has expanded its Chiplet PHY Designer 2025 with support for UCIe 2.0 and BoW, enabling seamless chiplet interoperability for AI and data center applications. In this interview, Hui Su, High-Speed Digital Segment Lead at Keysight EDA, discusses the latest advancements in chiplet design, pre-silicon validation, and how this tool accelerates time-to-market while reducing costly re-spins.
Key Topics Covered:
- UCIe 2.0 & Open Compute Project BoW support
- Pre-silicon validation for high-speed chiplet interconnects
- Advanced QDR clocking scheme and systematic crosstalk analysis
- How AI and data centers benefit from chiplet technology
- Keysight’s presence at DesignCon 2025
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Keysight UCIe Chiplet PHY Designer Demo
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Webinar on UCIe 2.0: Redefining the Chiplet Interoperability
Latest Videos
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)
- Stop Guessing on Multi-Die PG Planning: Let AI Find the IR-Drop Sweet Spot
- Arm's Dong Wei on Why Firmware Will Define the Chiplet Ecosystem