Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
By Rae Parnmukh & Luke Yen, Tenstorrent & Larry Lapides, Synopsys
This presentation discusses the development of virtual development kits to accelerate software development, test, and integration for high performance compute. It will describe the steps taken to build the models for the virtual prototype of the chiplet and ultimately achieve Linux boot to enable further testing of compute peripherals. The work provides a proven reference flow for software development that will benefit the RISC-V ecosystem.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
Latest Videos
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
- Building an Interoperable Chiplet Ecosystem through Golden Die Validation with Pre Silicon Correlation
- Advanced Packaging Techniques (Semi 101)
- The Growing Chiplet Ecosystem: Collaboration, Innovation, and the Next Wave of UCIe™ Adoption
- Robotics IP: The Open Road