3D IC heterogeneous packaging
Victoria Martinez, Siemens EDA
As the demand for higher performance, lower power, and more complex systems grows, the semiconductor industry is shifting towards 3D IC and heterogeneous integration (HI) solutions to meet these challenges. These advanced architectures combine multiple dies, chiplets, and specialized accelerators into a single, scalable system.
In this video from DesignCon 2025, you’ll learn about what’s driving 3D IC and heterogeneous integration and how Innovator3D IC (i3D), our next-generation planning and verification platform, is revolutionizing the 3D IC design process.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Multi-Chiplet Heterogeneous Integration Packaging for Semiconductor System
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
Latest Videos
- DAC 2025: Arteris CMO Michal Siwinski Debunks Chiplet Misunderstandings
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- The Chiplet Problem No One Talks About
- Scaling Open Compute: RISC-V, Chiplets, and the Future of AI and Robotics
- Scale-out Chiplet Based Systems: Design, Architecture and Pathfinding