Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
By Dr. Debendra Das Sharma, UCIe Consortium Chairman, and Intel Senior Fellow and co-GM Memory and I/O Technologies, Intel Corporation
The UCIe™ (Universal Chiplet Interconnect Express™) 2.0 Specification was released in August 2024, adding support for a standardized system architecture for manageability and holistically addresses the design challenges for testability, manageability, and debug (DFx) for the SIP lifecycle across multiple chiplets – from sort to management in the field.
The webinar explores the new features in the UCIe 2.0 specification including support for 3D packaging – offering higher bandwidth density and improved power efficiency compared to 2D and 2.5D architectures. The webinar also introduces optional manageability features and a UCIe DFx Architecture (UDA), which includes a management fabric within each chiplet for testing, telemetry, and debug functions. It also enables vendor agnostic chiplet interoperability across a flexible and unified approach to SIP management and DFx operations.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
Latest Videos
- Security of Multi chip ICs & Security Chiplets with Caliptra Building a Hardware Root of Trust
- System level standards for Multi vendor chiplet interoperability
- Die to Die Solutions for Optical Chiplets
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem
- Market Forecast for CPO and NPO