On-Package Chiplet Innovations with UCIe
Dr. Debendra Das Sharma
Chair of UCIe Consortium
Intel Senior Felow and Chief Architect I/O Technologies and Standards, DCAI Grouo, Intel Corporation
By definition, chiplets need to be connected together to form a useful chip and one of the ways to do this is Universal Chiplet Interconnect Express (UCIe).
The latest version is UCIe3 that brings more functionality and faster transfer rates. UCIe can now deliver up to 64 G transfers/s. These on-chip interconnects are faster and more efficient than off-chip connections and multiple dies can be supported in a single chip package.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Enabling an Open Chiplet Ecosystem with UCIe
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Latest Videos
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)
- Stop Guessing on Multi-Die PG Planning: Let AI Find the IR-Drop Sweet Spot
- Arm's Dong Wei on Why Firmware Will Define the Chiplet Ecosystem