Splitting the Die A Modular Approach to Chiplet Design and Verification
By Mark Knight, Director of Product Management , Arm
AI is accelerating demand for scalable, modular silicon—driving a shift toward multi-die systems built from interoperable chiplets. A viable chiplet marketplace requires standardization that enables chiplets to be reused across systems developed independently by different vendors. This session examines the challenges of adapting monolithic SoCs to modular architectures, with a focus on the design, verification, and system integration standards needed to enable reliable multi-vendor chiplet composition. It also introduces the Arm Chiplet System Architecture, a specification that enables Arm-based systems to be cleanly partitioned across dies using standard interfaces and protocols. The talk will highlight how these foundations support a composable approach to silicon—aligning with the needs of next-generation AI systems and accelerating the creation of an open, reusable chiplet ecosystem.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- The Chiplet Market Today and Where It's Headed
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- The hidden heat challenge of 3D IC: and what designers need to know
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs