Rethinking chip(let) design for next generation ADAS applications
As complexity in ADAS SoC design grows exponentially, platform thinking becomes essential. Martin Zeller, Senior Director SoC Engineering shows how Dream Chip’s automotive platform meets these rising demands — with chiplets, scalable architectures, and reusable IPs — all while staying on schedule and within budget.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Paving the way for the Chiplet Ecosystem
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs