Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
By Rob Pelt (AMD), Peter Onufryk (Intel), Swadesh Choudhary (Intel), Joe Wu (Intel), Gerald Pasdast (Intel)
Session chair: Shannon Kinkead (Sandia National Laboratories)
Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial presented by UALink and UCIe Consortia
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- What's New in UALink? Technical Deep Dive into the Latest UALink Specifications
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- A Deep Dive into UCIe-3D
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators