The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
By Brian Rea, UCIe Consortium
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe