The UCIe 1.1 Specification: Our Journey Toward Building an Open Ecosystem of Chiplets
By Brian Rea, UCIe Consortium
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs