What's New in UALink? Technical Deep Dive into the Latest UALink Specifications
The UALink Consortium workgroup chairs explored the latest specifications and how UALink is meeting the escalating computing demands of AI.
Attendees learned about the technical objectives, key architectural enhancements, and implementation considerations for the following specifications:
- UALink Common Specification 2.0, including support for In-Network Compute
- UALink 200G Data Link/Physical Layer Specification 2.0
- UALink Manageability Specification 1.0
- UALink Chiplet Specification 1.0
Speakers: Derek Williams (AMD), Dave Brown (AMD), Justin King (AMD), Arun Satyanarayana (Google) and Rob Pelt (AMD)
0:00 UALink Common Specification 2.0 and In-Network Compute
18:42 UALink 200G Data Link/Physical Layer Specification 2.0
34:36 UALink Manageability Specification 1.0
54:52 UALink Chiplet Specification 1.0
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
Latest Videos
- What's New in UALink? Technical Deep Dive into the Latest UALink Specifications
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration