BoW PHY 2.1
By Kevin Donnelly (Eliyan), Kash Johal (Yorchip) and Shahab Ardalan (Enosemi)
The BoW working group is focused on extensions to the standard to expand its applications.
BoW.Optical. The co-integration of optical and electrical chiplet with a BoW interface not only reduces power consumption by utilizing direct-drive interfaces but also enables low-latency, distance-invariant I/O for any system, paving the way for the next generation of photonic-enabled systems.
BoW.Memory. With the growing needs of HPC and AI systems for Memory and low latency access, the “memory wall” is the limiting factor for performance. BoW.Memory will show how the BoW interface can be extended to improve BW/mm and be used to directly connect ASICs to Memory
BoW support for IoT and Wirebond. Key specs for this PHY are - low area, power, simplicity and flexibility. The goal is to support data rates of 1GHz down to 100Mhz. Wirebond devices and older technology nodes can now mix and match with more advanced BoW chiplets.
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related Videos
- BoW 2.1 Enhancements for New Applications
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Keysight UCIe Chiplet PHY Designer Demo
- Keysight EDA Chiplet PHY Designer Demo
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal