Keysight UCIe Chiplet PHY Designer Demo
Tim Wang-Lee and Stephen Slater from Keysight demonstrate the features of the UCIe Chiplet PHY Designer at DesignCon 2024.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Keysight EDA Chiplet PHY Designer Demo
- ADS2024 U2 Chiplet PHY Designer Demo Video
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs