Keysight UCIe Chiplet PHY Designer Demo
Tim Wang-Lee and Stephen Slater from Keysight demonstrate the features of the UCIe Chiplet PHY Designer at DesignCon 2024.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Keysight EDA Chiplet PHY Designer Demo
- ADS2024 U2 Chiplet PHY Designer Demo Video
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration