Keysight UCIe Chiplet PHY Designer Demo
Tim Wang-Lee and Stephen Slater from Keysight demonstrate the features of the UCIe Chiplet PHY Designer at DesignCon 2024.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- ADS2024 U2 Chiplet PHY Designer Demo Video
- Keysight EDA Chiplet PHY Designer Demo
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators