Keysight UCIe Chiplet PHY Designer Demo
Tim Wang-Lee and Stephen Slater from Keysight demonstrate the features of the UCIe Chiplet PHY Designer at DesignCon 2024.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Keysight EDA Chiplet PHY Designer Demo
- ADS2024 U2 Chiplet PHY Designer Demo Video
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- Security of Multi chip ICs & Security Chiplets with Caliptra Building a Hardware Root of Trust
- System level standards for Multi vendor chiplet interoperability
- Die to Die Solutions for Optical Chiplets
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem
- Market Forecast for CPO and NPO