Chiplets Make Progress Using Interconnects As Glue
By Ann Mutschler, SemiEngineering (October 31st, 2024)
Industry learning expands as more SoCs are disaggregated at leading edge, opening door to more third-party chiplets.
Breaking up SoCs into their component parts and putting those and other pieces together in some type of heterogeneous assembly is beginning to take shape, fueled by advances in interconnects, complex partitioning, and industry learnings about what works and what doesn’t.
While the vision of plug-and-play remains intact, getting there is a lot more complicated than initially imagined. It can vary greatly by application and by workload, which in turn can affect timing, latency, and cost. And it can vary by package type, whether AI is included or not, how much software is needed for scheduling and prioritization, and the type of interconnects being used.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Chiplets diary: Three anecdotes recount design progress
- Chiplets Make Case for More Apps
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How does UCIe on chiplets enable optical interconnects in data centers?
Latest News
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026
- Egis Group and SiPearl Sign Strategic Cooperation and Investment Agreements to Expand Opportunities on a Global Scale
- Unigen Expands AI Module and Server Compute Collaboration to EdgeCortix RAIDEN Platform
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure