Chiplets Make Progress Using Interconnects As Glue
By Ann Mutschler, SemiEngineering (October 31st, 2024)
Industry learning expands as more SoCs are disaggregated at leading edge, opening door to more third-party chiplets.
Breaking up SoCs into their component parts and putting those and other pieces together in some type of heterogeneous assembly is beginning to take shape, fueled by advances in interconnects, complex partitioning, and industry learnings about what works and what doesn’t.
While the vision of plug-and-play remains intact, getting there is a lot more complicated than initially imagined. It can vary greatly by application and by workload, which in turn can affect timing, latency, and cost. And it can vary by package type, whether AI is included or not, how much software is needed for scheduling and prioritization, and the type of interconnects being used.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Chiplets diary: Three anecdotes recount design progress
- Chiplets Make Case for More Apps
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How does UCIe on chiplets enable optical interconnects in data centers?
Latest News
- Asahi Kasei Develops Novel Photosensitive Polyimide Film for Advanced Panel-Level Semiconductor Packaging
- Amkor Technology Expands U.S. Advanced Packaging Footprint with Additional Land in Arizona
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- The Future of Chip Integration: Fraunhofer IPMS Develops High-Density Chiplet Systems at the Wafer Level
- POET Technologies and Lumilens Advance Wafer-Level Photonic Integration for Next-Generation AI Optical Networks