How does UCIe on chiplets enable optical interconnects in data centers?
By Jeff Shepard, Connector Tips (March 13, 2024)
Chiplets enable heterogeneous integration of various process nodes and materials to maximize performance. UCIe is a new die-to-die interconnect standard for high-bandwidth, low-latency, power-efficient, and cost-effective connectivity between chiplets. UCIe is also the first specification to include an interface that is compatible with optical links.
Large computing systems needed to support high-performance computing (HPC) applications like artificial intelligence (AI) and machine learning (ML) are becoming increasingly difficult to build. In conventional architectures, the density of compute and memory resources is increasing, creating bandwidth bottlenecks and interconnect challenges. High hardware density also causes power and cooling challenges.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- NVIDIA Compute Architecture Paves the Way for Scale-Up Optical Interconnects; CPO Penetration in AI Data Centers Expected to Rise Steadily
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
- InfiniLink Secures $10M Funding from MediaTek, Sukna Ventures, and Egypt Ventures to Develop Integrated Optical Engines for Next-Gen AI Data Centers
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
Latest News
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure
- Siemens expands agentic AI collaboration to tackle 3D IC power and thermal challenges with NVIDIA
- Photon Bridge Raises €10M to Tackle AI’s Emerging Laser Bottleneck
- Abacus Semiconductor and Aalto University Announce Research Cooperation on High-Speed Chiplet Interconnects
- UK Launches Semiconductor Catapult to Strengthen Sovereign Capabilities in AI Hardware and Defence