The Rise of The Hublet™ & FPGA Chiplets
This webinar details how the Primemas Hub Chiplet (Hublet™) is revolutionizing SoC design, providing scalable, modular platforms tailored for accelerators and CXL memory solutions. By integrating Achronix Speedcore™ IP within Primemas’ FPGA chiplets, engineers gain unparalleled flexibility to quickly reprogram hardware for performance demanding applications in just hours. With die-to-die IP support from Blue Cheetah, this innovative architecture drastically reduces time-to-market while enhancing scalability.
Moderator:
- Clive "Max" Maxfield
Panelists:
- Il (Will) Park, Primemas
- Nick Ilyadis, Achronix
- Elad Alon, Blue Cheetah
Related Chiplet
Related Videos
- Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- China Target Chiplet, will it be a shortcut for China semiconductor self sufficiency？
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems