Machine Learning Applications in EDA for Chiplet Reliability
Learn how AI is transforming chip design and enhancing semiconductor reliability. In this webinar, leading researchers share insights into cutting-edge advancements in the field:
đš Dr. George Floros
đš Dr. Tahani Aladwani
đš Dr. Yixian Shen
đš Dr. Olympia Axelou
This webinar was part of COIN3D, a Horizon Europe Twinning project, co-funded by the European Union. It was organized in collaboration with:
đī¸ University of Thessaly
đī¸ University of Amsterdam
đī¸ University of Bremen
đī¸ University of Glasgow
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Custom Tool Development Strategies for Chiplet Reliability
- Rethinking chip(let) design for next generation ADAS applications
- Chiplet Architecture for Next Gen Infrastructure
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Latest Videos
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
- Scaling a chiplet-based quantum processor toward fault-tolerance
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- OCE Transaction and Link Layer Specification 1.2 Update
- Tools for Testing Chiplet-based Designs