Machine Learning Applications in EDA for Chiplet Reliability
Learn how AI is transforming chip design and enhancing semiconductor reliability. In this webinar, leading researchers share insights into cutting-edge advancements in the field:
🔹 Dr. George Floros
🔹 Dr. Tahani Aladwani
🔹 Dr. Yixian Shen
🔹 Dr. Olympia Axelou
This webinar was part of COIN3D, a Horizon Europe Twinning project, co-funded by the European Union. It was organized in collaboration with:
🏛️ University of Thessaly
🏛️ University of Amsterdam
🏛️ University of Bremen
🏛️ University of Glasgow
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Custom Tool Development Strategies for Chiplet Reliability
- Chiplet Architecture for Next Gen Infrastructure
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
Latest Videos
- Optical Connectivity At 224 Gbps
- Proximity is all You Need – Two Tricks for Chiplet Interconnects
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP