Machine Learning Applications in EDA for Chiplet Reliability
Learn how AI is transforming chip design and enhancing semiconductor reliability. In this webinar, leading researchers share insights into cutting-edge advancements in the field:
🔹 Dr. George Floros
🔹 Dr. Tahani Aladwani
🔹 Dr. Yixian Shen
🔹 Dr. Olympia Axelou
This webinar was part of COIN3D, a Horizon Europe Twinning project, co-funded by the European Union. It was organized in collaboration with:
🏛️ University of Thessaly
🏛️ University of Amsterdam
🏛️ University of Bremen
🏛️ University of Glasgow
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Custom Tool Development Strategies for Chiplet Reliability
- Rethinking chip(let) design for next generation ADAS applications
- Chiplet Architecture for Next Gen Infrastructure
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems