Keysight UCIe Chiplet PHY Designer Demo
Tim Wang-Lee and Stephen Slater from Keysight demonstrate the features of the UCIe Chiplet PHY Designer at DesignCon 2024.
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related Videos
- Keysight EDA Chiplet PHY Designer Demo
- ADS2024 U2 Chiplet PHY Designer Demo Video
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
Latest Videos
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Speeding Up Die-To-Die Interconnectivity
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Enabling a true open ecosystem for 3D IC design