Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Keysight has expanded its Chiplet PHY Designer 2025 with support for UCIe 2.0 and BoW, enabling seamless chiplet interoperability for AI and data center applications. In this interview, Hui Su, High-Speed Digital Segment Lead at Keysight EDA, discusses the latest advancements in chiplet design, pre-silicon validation, and how this tool accelerates time-to-market while reducing costly re-spins.
Key Topics Covered:
- UCIe 2.0 & Open Compute Project BoW support
- Pre-silicon validation for high-speed chiplet interconnects
- Advanced QDR clocking scheme and systematic crosstalk analysis
- How AI and data centers benefit from chiplet technology
- Keysight’s presence at DesignCon 2025
Related Videos
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight UCIe Chiplet PHY Designer Demo
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
Latest Videos
- Advancing AI: The Role of HBM in the Chiplet Ecosystem Era
- The Democratization of Co-Design (DeCoDe) for Energy-Efficient Heterogeneous Computing
- With Moore’s Law Slowing Down—Chiplets Rebooting The Semiconductor Industry, BJ Han - Silicon Box
- Trends in 2025 Chiplet Design
- Custom Tool Development Strategies for Chiplet Reliability