From 2.5D to true 3D IC: What's driving the next wave of integration
How do you transition from today's 2.5D systems into tomorrow's true 3D IC architectures while balancing cost, performance, and thermal demands? In this episode of the Siemens 3D IC Podcast, host John McMillan speaks with Kevin Rinebold, 3D IC Packaging and Account Technology Manager at Siemens EDA.
With over 35 years of customer-facing experience, Kevin shares insights into the evolution of advanced packaging, chiplet integration, and the methodologies needed for the next wave of 3D IC adoption.
The discussion covers how hyperscalers are driving AI and high-performance compute with 2.5D and emerging 3D approaches, why design enablement remains uneven across the supply chain, and what’s required to balance thermal, power, and signal considerations at scale. Kevin emphasizes that 3D IC isn't just a technical challenge; it's an organizational shift toward integrated, cross-disciplinary collaboration.
Kevin also highlights Siemens's role in enabling customers to “shift left,” evaluate tradeoffs early, and leverage a broad portfolio of tools and expertise to meet the complexity of future 3D IC designs. Looking ahead, Kevin points to maturing chiplet standards, system-on-wafer architectures, and the ongoing battle to get power in and heat out of dense 3D IC stacks.
This podcast is ideal for IC packaging engineers, 3D IC architects, chiplet designers, substrate fabricators, and verification professionals who are navigating the evolving landscape from 2.5D to 3D integration.
What you'll learn in this episode:
- Current state of 3D IC adoption: hyperscalers, AI accelerators, and beyond (01:40)
- 3D VS 2.5D design and (hybrid bonding, stacking, bridges) (04:20)
- Why customers want to learn more about 3D IC design (05:30)
- Why do customers move over to 3D IC design? (06:50)
- Challenges in 3D IC design (08:25)
- Methodology shifts: early system-level planning and predictive modeling (10:20)
- Siemens' broad portfolio, roadmap collaboration, and multi-physics modeling (13:30)
- The 5-year outlook: chiplet standards, system-on-wafer, and power/thermal battles (15:45)
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- The hidden heat challenge of 3D IC: and what designers need to know
- The Siemens SIPI approach: From feasibility to final closure in 3D IC design
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
Latest Videos
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- From 2.5D to true 3D IC: What's driving the next wave of integration
- Packaging the Future of Semiconductors: Lim Choon Khoon on Chiplets, HBM, and Beyond
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach