The Siemens SIPI approach: From feasibility to final closure in 3D IC design
How do you ensure clean, stable power and reliable signal transmission in a dense 3D IC stack without introducing late-stage surprises?
In this episode of the Siemens 3D IC Podcast, host John McMillan sits down with John Caka, Principal SIPI Engineer at Siemens EDA, to explore why signal integrity and power integrity (SIPI) analysis are more vital than ever in 3D IC workflows and why progressive verification is key to managing complexity at every stage of design.
Together, they unpack the evolving demands of SIPI in 3D IC architecture, from early planning to vendor-specific IP verification. You'll learn how multidisciplinary teams—spanning layout, thermal, mechanical, electrical, and packaging—must align in parallel to make next-gen designs successful.
This episode also shares behind-the-scenes insight into Siemens' recent collaboration with Chiplets, highlighting the EDA tool flexibility and scalability needed for today's massive pin-count designs.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- The hidden heat challenge of 3D IC: and what designers need to know
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- How to Design Smarter: System-level multiphysics in 3D integration
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA