The Siemens SIPI approach: From feasibility to final closure in 3D IC design
How do you ensure clean, stable power and reliable signal transmission in a dense 3D IC stack without introducing late-stage surprises?
In this episode of the Siemens 3D IC Podcast, host John McMillan sits down with John Caka, Principal SIPI Engineer at Siemens EDA, to explore why signal integrity and power integrity (SIPI) analysis are more vital than ever in 3D IC workflows and why progressive verification is key to managing complexity at every stage of design.
Together, they unpack the evolving demands of SIPI in 3D IC architecture, from early planning to vendor-specific IP verification. You'll learn how multidisciplinary teams—spanning layout, thermal, mechanical, electrical, and packaging—must align in parallel to make next-gen designs successful.
This episode also shares behind-the-scenes insight into Siemens' recent collaboration with Chiplets, highlighting the EDA tool flexibility and scalability needed for today's massive pin-count designs.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- The hidden heat challenge of 3D IC: and what designers need to know
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- How to Design Smarter: System-level multiphysics in 3D integration
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation