DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
At DAC 2025 in San Francisco, EE Times spoke to Michael Posner, senior product marketing group director for chiplet and IP solutions at Cadence Design Systems, to understand more about the company’s physical AI platform. The aim is to be able to mix and match heterogenous dies from different companies to enable the interoperability that would help jumpstart the chiplet marketplace.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- From OCP 2025: Arm’s Chiplet Push and the AI Ecosystem Play
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal