Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
Abhijeet Chakraborty, VP Engineering at Synopsys, presented one of the keynotes at the 2025 Chiplet Summit. He talks about essential multi-die innovations need to build the latest artificial intelligence (AI) chips. He also touches on the necessary lifecycle management needs of developers
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Accelerating AI Innovation with Arm Total Design: A Case Study
- Accelerate 3D IC designs with Innovator3D IC
- Mark Wade of Ayar Labs: We Solve AI data Movement Challenges with Optical Chiplets
- Enabling Sustainable AI Datacenters with Arm based Chiplets
Latest Videos
- Building an Interoperable Chiplet Ecosystem through Golden Die Validation with Pre Silicon Correlation
- Advanced Packaging Techniques (Semi 101)
- The Growing Chiplet Ecosystem: Collaboration, Innovation, and the Next Wave of UCIe™ Adoption
- Robotics IP: The Open Road
- From OCP 2025: Arm’s Chiplet Push and the AI Ecosystem Play