Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
Abhijeet Chakraborty, VP Engineering at Synopsys, presented one of the keynotes at the 2025 Chiplet Summit. He talks about essential multi-die innovations need to build the latest artificial intelligence (AI) chips. He also touches on the necessary lifecycle management needs of developers
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Accelerating AI Innovation with Arm Total Design: A Case Study
- Accelerate 3D IC designs with Innovator3D IC
- Driving AI Innovation with Chiplet Standards
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe