Driving AI Innovation with Chiplet Standards
How are chiplet standards evolving to enable an open ecosystem? Jawad Nasrullah, CEO from Palo Alto Electron and Open Chiplet Economy Sub-Project Co-Lead for Open Compute Project, explains:
- Die-to-die communication standards like Bunch of Wires (BOW) are laying the foundation for modern chiplet interconnect specifications
- New standardized design languages like CCDXML enable cross-vendor tool compatibility for chiplet integration
- Development of chiplet socket standards addresses power delivery, bump maps, and mechanical specifications for large-scale systems
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Accelerating AI Innovation with Arm Total Design: A Case Study
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets