Driving AI Innovation with Chiplet Standards
How are chiplet standards evolving to enable an open ecosystem? Jawad Nasrullah, CEO from Palo Alto Electron and Open Chiplet Economy Sub-Project Co-Lead for Open Compute Project, explains:
- Die-to-die communication standards like Bunch of Wires (BOW) are laying the foundation for modern chiplet interconnect specifications
- New standardized design languages like CCDXML enable cross-vendor tool compatibility for chiplet integration
- Development of chiplet socket standards addresses power delivery, bump maps, and mechanical specifications for large-scale systems
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- Accelerating AI Innovation with Arm Total Design: A Case Study
Latest Videos
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling
- On-Package Chiplet Innovations with UCIe
- Advanced Semiconductor Packaging Explained: Hybrid Bonding, Chiplets & Manufacturing Innovation
- The Chiplet Market Today and Where It's Headed
- Advanced Packaging & Chiplet Design with Chipletz