Silicon on Integrated Circuit (SoIC)
Silicon on Integrated Circuit (SoIC) is an advanced 3D semiconductor packaging and integration technology developed to meet the growing demands of high-performance computing, AI, and next-generation memory solutions. SoIC enables ultra-high-density stacking of dies, offering lower power consumption, improved performance, and smaller footprints compared to traditional packaging methods.
SoIC is a die-to-die vertical integration technology where multiple silicon dies are directly bonded together using hybrid bonding or Cu-Cu interconnects, without the need for large interposers. Unlike conventional 2.5D or FOWLP approaches, SoIC achieves ultra-short interconnects, enabling:
- Higher bandwidth communication between stacked dies
- Lower power consumption
- Reduced signal latency
SoIC is ideal for integrating memory, logic, and AI accelerators in extremely compact packages.
Featured Content
- Link Quality Aware Pathfinding for Chiplet Interconnects
- Effects of Poor Workload Partitioning on System Performance for Chiplet-Based Systems
- Avicena Launches the World’s First microLED Optical Interconnect Evaluation Kit for AI Infrastructure Innovators
- Advanced Packaging & Chiplet Design with Chipletz
- Integrated Photonics for the Next Generation of Glass Core Substrates
- Lightmatter Achieves Record 1.6 Tbps Per Fiber to Accelerate AI Optical Interconnect
- Arm Positions Neoverse for AI and Telco Networks at MWC
- NVIDIA Compute Architecture Paves the Way for Scale-Up Optical Interconnects; CPO Penetration in AI Data Centers Expected to Rise Steadily
- CEA-Leti and NcodiN Partner to Industrialize 300 mm Silicon Photonics for Bandwidth-Hungry AI Interconnects
- HyperLight, UMC, and Wavetek Announce Strategic Partnership for High-Volume Foundry Production of TFLN Chiplet™ Platform
- Adeia and UMC Expand Long-Term Collaboration in Hybrid Bonding Technologies
- Lightmatter Unveils vClick™ Optics, Industry-First Detachable Fiber Array Unit for CPO Advanced Packaging and High-Volume Production
- Ayar Labs and Wiwynn Partner to Bring Co-Packaged Optics to Rack-Scale AI Systems
- Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs