Silicon on Integrated Circuit (SoIC)
Silicon on Integrated Circuit (SoIC) is an advanced 3D semiconductor packaging and integration technology developed to meet the growing demands of high-performance computing, AI, and next-generation memory solutions. SoIC enables ultra-high-density stacking of dies, offering lower power consumption, improved performance, and smaller footprints compared to traditional packaging methods.
SoIC is a die-to-die vertical integration technology where multiple silicon dies are directly bonded together using hybrid bonding or Cu-Cu interconnects, without the need for large interposers. Unlike conventional 2.5D or FOWLP approaches, SoIC achieves ultra-short interconnects, enabling:
- Higher bandwidth communication between stacked dies
- Lower power consumption
- Reduced signal latency
SoIC is ideal for integrating memory, logic, and AI accelerators in extremely compact packages.
Featured Content
- Modeling, Optimizing and Exploring Multi-Die FPGA Routing Architectures
- A 32 Gb/s 0.41 pJ/bit Single-Ended Transmitter with TX-Based-Only Adaptive Crosstalk Cancellation for Ultra-Short-Reach Wireline Applications
- JCET Opens New High-Density 3D System Integration Facility
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- InPsytech Highlights UCIe Innovation at COMPUTEX with UCIe Live Demo and Ultra-high speed ONFI 6400 Development
- The Evolution Of UCIe
- Photonics: A Foundational Scaling Layer for AI-Era Computing
- Ayar Labs Joins NVIDIA NVLink™ Fusion Ecosystem to Bring Co-Packaged Optics to Rack-Scale AI Infrastructure
- Lightmatter Joins NVIDIA NVLink Fusion and Powers Next-Generation AI Infrastructure with Photonic Interconnects
- Sivers & GlobalFoundries Advance AI Data Center Optical Solutions
- Transient Multiscale Workflow for Thermal Analysis of 3DHI Chip Stack
- From horsepower to high-performance compute: automotive chiplets take the leap towards autonomous edge computing
- Dispersion-Engineered Terahertz Silicon Interconnects Enabling Terabit-Scale Data Links
- Wiwynn and Ecosystem Partners to Showcase Co-Packaged Optics Innovations at Computex 2026
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware