3Dblox
3Dblox is an open industry standard language and format used in the semiconductor industry to describe and design 3D integrated circuits (3D ICs) — especially complex multi-chip packages and chiplet-based systems.
Related Blogs
- Maximizing 3DIC Design Productivity with 3DBlox: A Look at TSMC’s Progress and Innovations in 2024
- Addressing Stress In Heterogeneous 3D-IC Designs
- Advancing 3D IC Design for AI Innovation
Related News
- Siemens and ASE collaborate on Innovator3D IC driven 3Dblox workflows for ASE’s VIPack platform
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
- Siemens collaborates with TSMC to accelerate 3D IC and AI-driven circuit and systems design
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- TSMC drives A16, 3D process technology
Featured Content
- Link Quality Aware Pathfinding for Chiplet Interconnects
- Effects of Poor Workload Partitioning on System Performance for Chiplet-Based Systems
- Avicena Launches the World’s First microLED Optical Interconnect Evaluation Kit for AI Infrastructure Innovators
- Advanced Packaging & Chiplet Design with Chipletz
- Integrated Photonics for the Next Generation of Glass Core Substrates
- Lightmatter Achieves Record 1.6 Tbps Per Fiber to Accelerate AI Optical Interconnect
- Arm Positions Neoverse for AI and Telco Networks at MWC
- NVIDIA Compute Architecture Paves the Way for Scale-Up Optical Interconnects; CPO Penetration in AI Data Centers Expected to Rise Steadily
- CEA-Leti and NcodiN Partner to Industrialize 300 mm Silicon Photonics for Bandwidth-Hungry AI Interconnects
- HyperLight, UMC, and Wavetek Announce Strategic Partnership for High-Volume Foundry Production of TFLN Chiplet™ Platform
- Adeia and UMC Expand Long-Term Collaboration in Hybrid Bonding Technologies
- Lightmatter Unveils vClick™ Optics, Industry-First Detachable Fiber Array Unit for CPO Advanced Packaging and High-Volume Production
- Ayar Labs and Wiwynn Partner to Bring Co-Packaged Optics to Rack-Scale AI Systems
- Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs