3Dblox
3Dblox is an open industry standard language and format used in the semiconductor industry to describe and design 3D integrated circuits (3D ICs) — especially complex multi-chip packages and chiplet-based systems.
Related Blogs
- Maximizing 3DIC Design Productivity with 3DBlox: A Look at TSMC’s Progress and Innovations in 2024
- Addressing Stress In Heterogeneous 3D-IC Designs
- Advancing 3D IC Design for AI Innovation
Related News
- Siemens and ASE collaborate on Innovator3D IC driven 3Dblox workflows for ASE’s VIPack platform
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
- Zero ASIC releases PackageCompiler, the world’s first fully autonomous chip package compiler.
- Siemens collaborates with TSMC to accelerate 3D IC and AI-driven circuit and systems design
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
Featured Content
- AI Data Centers Push Silicon Photonics Toward 300-mm Scale
- AI-Driven Thermal Mapping and Management in 3D Integrated Photonic Circuits
- CLIP-3D: Closed-Loop Evaluation of Performance and Physical Constraints for 3D ICs
- TYLsemi De-Risks Chiplets With New Business Model
- Cadence Introduces AuraStack AI Super Agent, the World’s First Agentic AI Platform for PCB and Advanced Packaging
- Saras Micro Devices Strengthens Senior Leadership Team to Scale Advanced Packaging Technology and Customer Growth
- StreamDQ: Near-Memory Weight DeQuantization in Custom HBM for Scalable AI Inference Acceleration
- The Bottleneck Isn’t Compute. It’s Getting the Chip Built!
- TYLsemi Raises $43 Million to Launch First Full-Stack Chiplet Platform for Custom AI Silicon
- SILITH and UMC Achieve Mass Production Milestone for Silicon Photonics
- HCRMap: Pressure-Aware Hot-Expert Residency Mapping for 3.5D MoE Chiplet Inference
- Chiplet3D: Pin- and Thermal-Aware 3D Chiplet Floorplanning via Convolution-Embedded MILP
- A Chiplet Interface Model for System-Level PPA Exploration
- The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
- How Intel Foundry Packaging Technologies Redefine AI and HPC Scalability Limits at ECTC 2026