Synopsys’ Multi-Die Technology Enhances Chiplet Capabilities
In this video from Chiplet Summit, Shekhar Kapoor discusses how Synopsys’ transition to a multi-die approach to chiplet development has allowed them to innovate beyond the limitations of traditional monolithic chips.
Brought to you by Allyson Klein, TechArena
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
- Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities
- Exploring the Advancement of Chiplet Technology and the Ecosystem
Latest Videos
- Standardizing System-Level Interoperability for Multi-Vendor Chiplets
- Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
- Pre-Silicon Chiplet Verification for Datacenters
- Chiplets Modularity for AI and HPC
- Athos Silicon mSoC™ | A New Compute Architecture for Physical AI