DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
Steve Majors, Sr. VP of Engineering, discusses how DreamBig went from a lean startup to scale with their multi-die chiplet platform for AI datacenter applications. Learn what challenges they encountered during this journey from funding, hiring the right talent to finding their initial customers, and how they scaled their EDA environment on cloud to meet the needs and scale of a highly complex design.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- DreamBig MARS Chiplet Platform
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA