DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
Steve Majors, Sr. VP of Engineering, discusses how DreamBig went from a lean startup to scale with their multi-die chiplet platform for AI datacenter applications. Learn what challenges they encountered during this journey from funding, hiring the right talent to finding their initial customers, and how they scaled their EDA environment on cloud to meet the needs and scale of a highly complex design.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- DreamBig MARS Chiplet Platform
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration