DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
Steve Majors, Sr. VP of Engineering, discusses how DreamBig went from a lean startup to scale with their multi-die chiplet platform for AI datacenter applications. Learn what challenges they encountered during this journey from funding, hiring the right talent to finding their initial customers, and how they scaled their EDA environment on cloud to meet the needs and scale of a highly complex design.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- DreamBig MARS Chiplet Platform
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs