Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
AI computing is evolving, and the biggest challenge is no longer compute power—it’s data movement and connectivity. In this exclusive interview, Dr. Sailesh Kumar, CEO of Baya Systems, sits down with Sanjay Gangal from EDACafe to discuss:
- Baya’s $36M+ Series B funding and expansion plans
- The rise of chiplet architectures and the importance of standards like UALink and UCIe
- WeaverPro™ and WeaveIP™ – Baya’s software-driven approach to solving AI’s biggest bottleneck
- Why data movement is the key challenge in AI and high-performance computing
- Strategic partnerships with Synopsys, Intel Capital, and Tenstorrent
- The future of modular, high-performance semiconductor design
With a team of industry veterans from Apple, AMD, Arm, Intel, and Qualcomm, and Jim Keller as Chairman of the Board, Baya Systems is set to redefine the semiconductor landscape.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Podcast: AI, Chiplets, and the Future of Semiconductors
- Tying Together Chiplets using Network-on-Chip
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration