DreamBig MARS Chiplet Platform
DreamBig’s Chiplet Hub creates a platform for interconnecting and managing compute, accelerator, memory, and IO chiplets sourced from the most advanced open chiplet ecosystem, partners, or customers to operate as a unified device. If the resulting system-in-package requires external interface with a frontend or backend Ethernet fabric, DreamBig’s networking accelerator chiplets add leading edge DPU connectivity to the solution.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Chiplet based Reconfigurable OCP Accelerator Module (OAM) architecture and platform
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
- Architecting Next Generation Compute and I/O Chiplet for AI/ML, Cloud and Edge Platforms
- Flexible eFPGA Based Demonstration Platform for Die-to-Die Interface Testing
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA