Coding approaches for increasing reliability and energy efficiency of 3D technologies
In this video, Prof. Alberto Garcia-Ortiz presents a low-power coding framework designed specifically for heterogeneous 3D ICs, where interconnect power is a major bottleneck. The framework integrates technology-aware energy models and real data statistics, delivering dynamic, configurable encoding strategies. Tests with realistic 3D profiles and ML workloads demonstrate up to 4.6× energy savings in NoC links with minimal area overhead.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets and Next-gen Packaging Technologies in University Education
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation