Coding approaches for increasing reliability and energy efficiency of 3D technologies
In this video, Prof. Alberto Garcia-Ortiz presents a low-power coding framework designed specifically for heterogeneous 3D ICs, where interconnect power is a major bottleneck. The framework integrates technology-aware energy models and real data statistics, delivering dynamic, configurable encoding strategies. Tests with realistic 3D profiles and ML workloads demonstrate up to 4.6× energy savings in NoC links with minimal area overhead.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets and Next-gen Packaging Technologies in University Education
Latest Videos
- Advanced Packaging & Chiplet Design with Chipletz
- Integrated Photonics for the Next Generation of Glass Core Substrates
- Photonic Wire Bonding: Bridging the Gaps in Photonic Packaging
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Cadence Chiplets Solutions: Helping you realize your chiplet ambitions