Chiplets and Next-gen Packaging Technologies in University Education
Jajaie Anda; Puscasu Alexandru; Ailenei Ioana; Ciobanu Catalin; Svasta Paul, National University of Science and Technology POLITEHNICA of Bucharest, Romania , Transilvania University of Brasov, Romania
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets in 2029 and How We Got There
- Surface codes and modular chiplets in the presence of defects
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA