Chiplets and Next-gen Packaging Technologies in University Education
Jajaie Anda; Puscasu Alexandru; Ailenei Ioana; Ciobanu Catalin; Svasta Paul, National University of Science and Technology POLITEHNICA of Bucharest, Romania , Transilvania University of Brasov, Romania
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets in 2029 and How We Got There
- Surface codes and modular chiplets in the presence of defects
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi