Chiplets and Next-gen Packaging Technologies in University Education
Jajaie Anda; Puscasu Alexandru; Ailenei Ioana; Ciobanu Catalin; Svasta Paul, National University of Science and Technology POLITEHNICA of Bucharest, Romania , Transilvania University of Brasov, Romania
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Chiplets in 2029 and How We Got There
- Surface codes and modular chiplets in the presence of defects
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs